Absfracf-A study is made of the integrated circuit operational amplifier (IC op amp) to explain details of its behavior in a simplified and understandable manner. Included are analyses of thermal feedback effects on gain, basic relationships for bandwidth and slew rate, and a discussion of pole-splitting frequency compensation. Sources of second-order bandlimiting in the amplifier are also identified and som(s approaches to speed and bandwidth improvement are developed. Brief sections are included on new JFETbipolar circuitry and die area reduction techniques using transconductance reduction,
I. INTRODUCTION T HE integrated
circuit operational amplifier (IC op amp) is the most widely used of all linear circuits in production today. Over one hundred million of the devices will be sold in 1974 alone, and production costs are falling low enough so that op amps find applications in virtually every analog area. Despite this wide usage, however, many of the basic performance characteristics c)f the op amp are poorly understood. It is the intent of this study to develop an understanding for op amp behavior in as direct and intuitive a manner as possible. This is done by using a variety of simplified circuit models which can be analyzed in some cases by inspection, or in others by writing just a few equations.
These simplified models are generally developed from the single representative op amp configuration shown in Figs. 1 and 2.
The rationale for starting with the particular circuit of Fig. 1 is based on the following: this circuit contains, in simplified form, all of the important elements of the most commonly used integrated op amps. It consists essentially of two voltage gain stages, an input differential amp and a common emitter second stage, followed by a class-AB output emitter follower which provides low impedance drive to the load. The two interstages are frequency compensated by a single small "pole-splitting" capacitor (see below) which is usually included on the op amp chip. In most respects this circuit is directly equivalent to the general purpose LM 101 [1], VA 741 [2] , and the newer dual and quad op amps [3] ,, so the results of our study relate directly to these devices. Even for more exotic designs, such as wide-band amps using feedforward [4] , [5] , or the new FET input circuits [6] , the basic analysis approaches still apply, and performance details can be accurately preclicted. It has also been founcl that a good understanding of the limita- Darlington p-n-p output stage needed to minimize gain fall-off when sinking large output currents. This is needed to offset the rapid P drop which occum in IC p-n-p's.
tions of the circuit in Fig. 1 provides a reasonable starting point from which higher performance amplifiers can be developed.
The study begins in Section II, with an analysis of de and low frequency gain. It is shown that the gain is typically limited by thermal feedback rather~han elec- is ignored since this greatly simplifies hand calculations. The error caused is usually less than 10 percent because~i, the intrinsic p under the emitter, is quite large. Base resistance r. is also ignored for simplicity. (b) Circuit illustrating calculation of electronic gain for op amp of Fig. 1 . Consideration is given only to the fully loaded condition (R. == 2 ko) where P, is falling (to about 60) due to high current density. Under this condition, the output resistance of Q6 and Q9 are nondominant.
trical characteristics.
A highly simplified thermal analysis is made, resulting in a gain equation containing only the maximum output current of the op amp and a thermal feedback constant.
The next three sections apply first-order models to the calculation of small-signal high frequency and largesignal slewing characteristics.
Results obtained include an accurate equation for gain-bandwidth product, a general expression for slew rate, some important relationships between slew rate and bandwidth, and a solution for voltage follower behavior in a slewing mode. Due to the simplicity of the results in these sections, they are very useful to designers in the development of new amplifier circuits.
Section VI applies more accurate models to the calculation of important second-order effects. An effort is made in this section to isolate all of the major contributors to bandlimiting in the modern amp.
In the final section, some techniques for reduction of op amp die size are considered. llansconductance reduction and layout techniques are discussed which lead to fabrication of an extremely compact op amp cell. An example yielding 8000 possible op amps per 3-in wafer is given.
11, GAIN AT DC AND Low FREQUENCIM

A. The Electronic Gain
The electronic voltage gain will first be calculated at dc using the circuit ofstraightforward if we model shown in Fig,  Fig. 3(b 
It has been assumed that
The numerical subscripts relate parameters to transistor Q numbers (i.e., re, is r. of QG, /3, is Do of Q,, etc.). It has also been assumed that the current mirror transistors Q,8 and Q, have~'s of unity, and the usually small loading of R~has been ignored. Despite the several assumptions made in obtaining this simple form for (1), its accuracy is quite adequate for our needs.
An examination of (1) confirms the way in which the amplifier operates: the input pair and current mirror convert the input voltage to a current g~lvi. which drives the base of the second stage. Transistors Qs, Qe, and Q7 simply multiply this current by /33 and supply it to the load RL. The finite output resistance of the first stage causes some loss when compared with second stage input resistance, as indicated by the term 1/(1 + ri2,/rOl'). A numerical example will help our perspective: for the LM101A, II = 10 PA, Jz = 300 PA, /?5 = PG s 150, and~~= 50. From (1) and dc voltage gain with R~=2k~is
A,(O) g 625000. (q
The number predicted by (2) agrees well with that measured on a discrete breadboard of the LMI OIA, but is much higher than that observed on the integrated circuit. The reason for this is explained in the next section.
B. Thermal Feedback Eflects on Gain
The typical IC op amp is capable of delivering powers of 50-100 mW to a load. In the process of delivering this power, the output stage of the amp internally dissipates similar power levels, which causes the temperature of the IC chip to rise in proportion to the output dissipated power. The silicon chip and the package to which it is bonded are good thermal conductors, so the whole chip tends to rise to the same temperature as the output stage. Despite this, small temperature gradients from a few tenths to a few degrees centigrade develop across the chip with the output section being hotter than the rest. As illustrated in Fig. 4 , these temperature gradients appear across the input components of the op amp and induce an input voltage which is proportional to the output dissipated power.
To a first order, it can be assurnecl that the temperature difference ( TZ-TI) across a pair of matched and closely spaced components is given simply by 
where y~= &(2 X 10-3) V/W, since the transistor emitter-base drops change about -2 mV/ "C. For a thermally well designed IC op amp, in which the power output devices are made to approximate either a point or a line source and the input components are placed on the resulting isothermal lines (see below and A plot of (6) in Fig. 5 causing negative feedback to become positive feedback. If this is really true, the question arises: which input should be used as the inverting one for feedback? Further, is there any way to close the amplifier and be sure it will not find an unstable operating point and latch to one of the power supplies?
The answers to these questions can be found by studying a simple model of the op amp under closed-loop conditions, including the effects of thermal coupling. As shown in Fig. 7 , the thermal coupling can be visualized as just an additional feedback path which acts in parallel with the normal electrical feedback.
Noting that the electrical form of the thermal feedback factor is [see (4) and (6) (9) with Vo = Oor VS which is or (lo) (11) It was assumed in (10) and (11) that thermal feedback dominates over the open-loop electrical gain, p. Finally, in (11) a maximum current was defined I~,X = Vfl/RL as the maximum current which would flow if the amplifier output could swing all the way to the supplies.
Equation (11 ) is a strikingly simple and quite general result which can be used to predict the expected maximum usable gain for an amplifier if we know only the maximum output current and the thermal feedback constant y~.
Recall that typically K. = 0.3°C/W and~. = (2 x 104 ) K~= 0.6 mV/W. Consider, as as example, the standard IC op amp operating with power supplies of l's = *15 V and a minimum load of 2 k~, which gives I mtlx = 15 V/2 k~= 7.5 mA. Then, from (11), the maximum thermally limited gain is about:
AV(0) lm%x 1/(0.6 X 10-3)(7.5 X 10-3) g 220000.
Comparing (2) and (12), it is apparent that the thermal characteristics dominate over the electrical ones if the minimum load resistor is used. For loads of 6 k~or more, the electrical characteristics should begin to dominate if thermal feedback from sources other than the output stage is negligible. It should be noted also that, in some high speed, high drain op amps, thermal feedback from the second stage dominates when there is no load. As a second example, consider the so-called "power op amp" or high gain audio amp which suffers from the same thermal limitations just discussed. For a device which can deliver 1 W into a 16-0 load, the peak output current and voltage are 350 mA and 5.7 V. Typically, a supply voltage of about 16 V is needed to allow for the swing loss in the IC output stage. I~aX is then 8 V/16 Q or 0.5 A, If the device is in a TO-5 package y~is approximately 0.6 mV/W, so from (11) the maximum usable dc gain is This is quite low compared with electrical gains of, say, 100000 which are easily obtainable. The situation can be improved considerably by using a large die to separate the power devices from the inputs and carefully placing the inputs on constant temperature (isothermal) lines as illustrated in Fig. 8 . If one also uses a power package with a heavy copper base, YT's as low as 50 pV/W have been observed. For example, a well-designed 5-W amplifier driving an 8-0 load and using a 24-V supply, would have a maximum gain of 13000 in such a power package.
As a final comment, it should be pointed out that. the most commonly observed effect of thermal feedback in high gain circuits is low frequency distortion due to the nonlinear transfer characteristic. Differential thermal coupling typically falls off at an initial rate of 6 dB/ octave starting around 100-200 Hz, so higher frequencies are unaffected.
111, SMALL-SIGNAL
FREQUENCY RESPONSE
At higher frequencies where thermal effects can be ignored, the behavior of the op amp is dependent on purely electronic phenomena.
Most of the important small and large signal performance characteristics of the classical IC op amp can be accurately predicted from 
where dc and low frequency behavior have not been included since this was evaluated in the last section. Fig.  10 is a plot of the gain magnitude as predicted by (14) . From this figure it is a simple matter to calculate the open-loop unity gain frequency~., which is also the gainbandwidth product for the op amp under closed-loop conditions:
In a practical amplifier, o. is set to a low enough frequency (by choosing a large Cc) so that negligible excess phase over the 90°due to CC has built up. There are numerous contributors to excess phase including low jp -n-p's, stray capacitances, nondominant second stage poles, etc. These are discussed in more detail in a later section, but for now suffice it to say that, in the simple IC op amp, 0JU/27ris limited to about 1 MHz. As a simple test of (15), the LM101 or the pA741 has a first stage bias current 11 of 10 ,pA per side, and a compensation capacitor for unity gain operation, C., of 30 pF. These amplifiers each have a first stage g~which is half that 6)" = gm,lcc 
IV. Ehmw RATE AND SOME SPECIAL LIMITS
A. A General Limit on Slew Rate
If an op amp is overdriven by a large-signal pulse or square wave having a fast enough rise time, the output does not follow the input immediately.
Instead, it ramps or "slews" at some limiting rate determined by internal currents and capacitances, as illustrated in Fig.  11 . The magnitude of input voltage required to make the amplifier reach its maximum slew rate varies, depending on the type of input stage used. For an op amp with a simple input differential amp, an input of about 60 mV will cause the output to slew at 90 percent of its maximum rate, while a~A741, which has half the input g~, requires 120 mV. High speed amplifiers such as the LM 118 or a FET-input circuit require much greater overdri~e, with 1-3 V being common. The reasons for these overdrive requiretients.
IEEE J'OURNAI.OF SOLID-STATE CIRCUITS,DECEMBER
will become clear below. An adequate model to calctilate slew limits for the representative op amp in the inverting mode is shown in Fig. 12 , where the only important assumption made is that Iz~211 in Fig. 1 . This condition always holds in a well-designed op amp. (If one lets 12 be less than 211, the slew is limited by 12 rather than 11, which results in lower speed than is otherwise possible. ) Fig. 12 (20) is a general and very useful relationship. It shows that, for a given unity-gain frequency, w, the slew rate is cletermined entirely by just the ratio of first stage operating current to first stage transconductance, ll/g~l.
Recall that U. is set at the point where excess phase begins to build up, and this point is determined largely by technology rather than circuit limitations. Thus, the only effective means available to the circuit designer for increasing op amp slew rate is to decrease the ratio of first stage transconductauce to operating current, g~l/ll.
B. Slew Limiting for Simple Bipolar Input Stage
The significance of (20] is best seen by considering the specific case of a simple differential bipolar input as in 
= q/kT.
I,
he maximum bipolar slew rate is (23) This provides us with the general (and somewhat dismal) conclusion that slew rate in' an op amp with a simple bipolar input stage is dependent only upon the unity gain corner and fundamental constants. Slew rate can be increased only by increasing the unity gain corner, which we have noted is generally difficult to do. As a demonstration of the severity of this limit, imagine an op amp using highly advanced technology and clever design, which might have a stable unity gain frequency of 100 MHz. Equation (23) predicts that the slew rate for this advanced device is only see shortly.
C. Power Bandwidth
Our intuition regarding" slew rate will be enhanced somewhat if we relate it to a term called "power bandwidth. " Power bandwidth is defined as the maximum frequency at which full output swing (usually 10 V peak) can be obtained without distortion.
For a sinusoidal output voltage V. (t) = 17Psin tit, the rate of change of output, or slew rate, required to reproduce the output is
This has a maximum when cos tit = 1 giving
so the highest frequency that can be reproduced without slew limiting, o~a. (power bandwidth) is
Thus, power bandwidth and slew rate are directly related by the inverse of the peak of the sine wave I'p. Fig. 13 shows the severe distortion of the output sine wave which results if one attempts to amplify a sine wave of frequency ,~> m,~.,.
Some numbers illustrate typical op amp limits. For a pA741 or LM101 having a maximum slew rate of 0.67 V/,Ps, (27) gives a maximum frequency for an undistorted 1O-V peak output of
which is a quite modest frequency considering the much higher $-equency small signal capabilities of these devices. Even the highly advanced 1OO-MHZ amplifier considered above has a 1O-V power bandwidth of only 0.5 MHz, so it is apparent that a need exists for finding ways to improve slew rate. indicates that slew rate can he improved if we reduce first stage gml/ll. One of the most effective ways z We assume in all of these calculations that C. is made ku'ge enough so that the amplifier has less than 180°phase lag at w., thus making the amplifier stable for unity closed-loop gain. For higher gains one can of course reduce C. (if the IC allows external compensation) and increase the slew rate according tQ (18). of doing this is shown in Fig. 14 (20) and (29) then predict a maximum inverting slew rate of which is a twenty -folcl improvement over a similar amplifier without emitter resistors.
D. Techniques for Increasing Sleuj Rate 1) Resistive Enharwenlent of the Bipo
A penalty is paid in using resistive slew enhancement, however. The two added emitter resistors must match extremely well or they add voltage offset and drift to the input. In the LM1 18, for ex~mple, the added emitter R 'S have values of 2.0 k~each and these contribute an input offset of 1 mV for each 4 Q (0.2 percent) of mismatch. The thermal noise of the resistors also unavoidably degrades noise performance. has a considerably lower transconductance than a bipolar device operating at the same current, While this is normally considered a drawback of the FET, we note that this "poor" behavior is in fact highly desirable in applications to fast amplifiers. To illustrate, the drain current for a JFET in the '(current saturation" region can be approximated by 
I -
D min
v. JFET's are properly substituted for the slow p-n-p's in a monolithic design, bandwidth improvements by at least a factor of ten are obtainable.
JFET-input op amps, therefore, offer slew rate improvements by better than two orders of magnitude when compared with the conventional IC op amp. (Similar improvements are possible with MOSFET-input amplifiers. ) This characteristic, coupled with picoamp input currents and reasonable offset and drift, make the JFET-input op amp a very desirable alternative to conventional bipolar designs. As an example, Fig. 15 , illustrates one design for an op amp employing compatible p-channel JFET's on the same chip with the normal bipolar components. This circuit exhibits a unity gain corner of 10 MHz, a 33 V/Ps slew rate, an input current of 10 pA and an offset voltage and drift of 3 mV and 3~V/°C [6] . Bandwidth and slew rate are thus improved over simple IC bipolar by factors of 10 and 100, respectively.
At the same time input currents are smaller by about 103) and offset voltages and drifts are comparable to or better than slew enhanced bipolar circuits.
V. SECOND-ORDER EFFECTS: VOLTAGE FOLLOWER SLEW BEHAVIOR
If the op amp is operated in the noninverting mode and driven by a large fast rising input, the output exhibits the characteristic waveform in Fig. 16 . As shown, this waveform does not have the simple symmetrical slew characteristic of the inverter. In one direction, the output has a fast step (slew "enhancement") followed amp with simple n-p-n input stage we get the waveform v."(t), which exhibits a step slew "enhancement" on the positive going output, and a slew '[degradation" on the negative going output. lFor a p-n-p input stage, these effects are reversed as shown by v.p(t).
by a "normal" inverter slewing response. In the other direction, it suffers a slew "degradation" or reduced slope when compared with the inverter slewing response.
We will first study slew degradation in the voltage follower connection, since this represents a worst case slewing condition for the op amp. A model which adequately represents the follower under large-signal conditions can be obtained from that in Fig. 12 by simply tying the output to the inverting input, and including a capacitor C$ to account for the presence of any capacitance at the output of the first stage (tail) current source, see Fig. 17 . This "input tail" capacitance is important in the voltage follower because the input stage undergoes rapid large-signal excursions in this connection, and the charging currents in C. can be quite large.
Circuit behavior can be understood by analyzing Fig.  17 
cc + c. (37)
Comparing (37) with the slew rate for the inverter, (18), it is seen that the slew rate is reduced by the simple factor 1/( 1 + C,/CO). As long as the input tail capacitance C. is small compared with the compensation capacitor C,, little degradation occurs. In high speed amplifiers where C. is small, degradation becomes quite noticeable, and one is encouraged to develop circuits with small C..
As an example, consider the relatively fast LM118 which has Cc G 5 pF, Ct = 2 pF, 211 = 500 pA. The calculated inverter slew rate is 211/Cc = 100 V/ps, and the degraded voltage follower slew rate is found to be 211/ (Cc + Cs) = 70 V/,ps. The slew degradation is seen to be about 30 percent, which is very significant. By contrast, a pA741 has C. = 30 pF and C8 = 4 pF which results in a degradation of less than 12 percent. The slew "enhanced" waveform can be similarly predicted from a simplified model. By reversing the polarity of the input and initially assuming a finite slope on the input step, the enhanced follower is analyzed, as shown in Fig. 18 . Noting that QI is assumed to be turned ON by the step input and Qz is OFF, the output voltage becomes
The voltage at the emitter of QI is essentially the same as the input voltage, vi(t), so the current in the "tail" capacitance CS is
Combining (38) and (39)
Equation (41 ) tells us that the output has an initial negative step which is the fraction C./CC of the input voltage. This is followed by a normal slewing response, in which the slew rate is identical to that of the inverter, see (18). This response is illustrated in Fig. 18 . Fig. 18 . Circuit used for calculation of slew "enhancement" in the voltage follower. The fast falling input causes a step output followed by a normal slew response as shown.
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VI. LIMITATIONS ON BANDWIDTH
In earlier sections, all bandlimiting effects were ignored except that of the compensation capacitor, Cc. The unitygain frequency was set at a point sufficiently low so that negligible excess phase (over the 90°from the dominant pole) due to second-order (high frequency) poles had built up. In this section the major second-order poles which contribute to bandlimiting in the op amp are identified.
A. The Input Stage: p-n-p's, the Mirror Pole, and the Tail Pole
For many years it was popular to identify the lateral p-n-p's (which have j~'s = 3 MHz) as the single dominant source of bandlimiting in the IC op amp. It is quite true that the p-n-p's do contribute significant excess phase to the amplifier, but it is not true that they are the sole contributor to excess phase [9] . In the input stage, alone, there is at least one other important pole, as illustrated in Fig. 19 (a) . For the simple differential input stage driving a differential-to-single ended converter ("mirror" circuit), it is seen that the inverting signal (which is the feedback signal) follows two paths, one of which passes through the capacitance C~, and the other through Cm. These capacitances combine with the dynamic resistances at their nodes to form poles designated the mirror pole at I, '"G~JiT/q ' (42) and the tail pole at 21, " z C,iiT/q" (43) It can be seen that if one attempts to operate the first stage at too low a current, these poles will bandlimit the amplifier. If, for example, we choose 11 = 1~A, and assume Cm = 7 pF (consisting of 4-pF isolation ca- pacitance and 3-pF emitter transition capacitance) and C. = 4 pF,3 p,n/2~= 0.9 MHz and pt/2T = 3 MHz either of which would seriously degrade the phase margin of a l-MHz amplifier.
If a design is chosen in which either the tail pole or the mirror pole is absent (or unimportant), the remaining pole rolls off only half the signal, so the overall response contains a pole-zero pair separated by one octave. Such a pair generally has a small effect on amplifier response unless it occurs near ou, where it can degrade phase margin by as much as 20°.
It is interesting to note that the compound input stage
B. The Second Stage: Pole Splitting
The assumption was made in Section III that the second stage behavecl as an ideal integrator having a single dominant pole response. In practice, one must take care in designing the second stage or second-order poles can cause significant deviation from the expected response. Considerable insight into the basic way in which the second stage operates can be obtained by performing a small-signal analysis on a simplified version of the circuit as shown in Fig. 20 [10] . A straightforward twonode analysis of Fig. 20(c) produces the following expression for U.ut.
?)." -=.
-g~R,R,(l -sCJgm) i.
+ s[R,(C, + C.) + R,(C, + C.) + gmR,R,C.1+ S2R,R,[C,C, + C.(C, + C,)] "
of the classical LM101 (and yA741 ) has a distinct advantage over the simple differential stage, as seen in Fig. 19 (b) . This circuit is noninverting across each half, thus it provides a path in which half the feedback signal bypasses both the mirror and tail poles.
3 C, can have a wide range of values depending on circuit configuration. It is largest for n-p-n input differential amps since the current source has a collector-substrate capacitance (C, = 34 pF) at its output. For p-n-p input stages it can be as small as 1-2 pF.
The denominator of (44) can be approximately factored under conditions that its two poles are widely separated.
Fortunately, the poles are, in fact, widely separated under most normal operating conditions. Therefore, one can assume that the denominator of (44) has the form D(s) = (1 + s/p,) (1 + $@z) = 1 + s(l/pl + l/p2) + s2/p,p2.
With the assumption that pl is the dominant pole and Plot is shown for increasing C, and it is noted that the nondominant pole reaches a maximum value for large CP.
pa is nondominant, i.e., pl << pz, (45) becomes
Equating coefficients of .s in (44) and (46), the dominant pole pl is found directly:
The latter approximation, (48), normally introduces little error, because the g~term is much larger than the other two. We note at this point that pl, which represents the dominant pole of the amplifier, is due simply to the familiar Miller-multiplied feedback capacitance g~R2CP combined with input node resmtance, RI. The nondominant pole p2 is found similarly by equating .s2 coefficients in (44) and (46) to get plp~, and dividing by pl from (48). The result is 9.0.
Several interesting things can be seen in examining (48) and (49). First, we note that pl is inversely proportional to g~(and Co), while pz is directly dependent on g~(and CP). Thus, as either CP or transistor gain are increased, the dominant pole decreases and the nondominant pole increases. The poles pl and p2 are being "split-apart" by the increased coupling action in a kind of inverse root locus plot.
This pole-splitting action is shown in Fig. 21 , where pole migration is plotted for CP increasing from O to a large value. Fig. 22 further illustrates the action by giving specific pole positions for the~A741 op amp. It is seen that the initial poles (for CP = 0) are both in the tens of kilohertz region and these are predicted to reach 2.5 Hz (pI/%) and 66 MHz (p@m) after compensation is applied. This result is, of course, highly satisfactory since the second stage now has a single dominant pole effective over a wide frequency band.
C. Failure of Pole Splitting
There are several situations in which the application of pole-splitting compensation may not result in a single dominant pole response. One common case occurs in very wide-band op amps where the pole-splitting capacitor is small. In this situation the nondominant pole given by (49) may not become broadbanded sufficiently so that it can be ignored. To illustrate, suppose we attempt to minimize power dissipation by running the second stage of an LM118 (which has a. small-signal bandwidth of 16 MHz) at 0.1 mA. For this op amp CP = 5 pF, Cl = Cz = 10 pF. From (49), the nondominant pole is (50) which lies right at the unity-gain frequency. This pole alone would degrade phase margin by 45°, so it is clear that we need to bias the second stage with a collector current greater than 0.1 mA to obtain adequate g~. Insufficient pole-splitting can therefore occur; but the cure is usually a simple increase in second stage g~.
A second type of pole-splitting failure can occur, and it is often much more difficult to cope with. If, for example, one gets over-zealous in his attempt to broadband the nondominant pole, he soon discovers that other poles exist within the second stage which can cause difficulties. Consider a more exact equivalent circuit for the second stage of Fig. 20(a) as shown in Fig. 23 . If the follower is biased at low currents or if Cfl, Q2 g~, and/or TOare high,the circuit can contain at least fOUI" important poles rather than the two considered in simple pole splitting. Under these conditions, we no longer have a response with just negative real poles as in Fig. 21 , but observe a root locus of the sort shown in Fig. 24 . It is seen in this case that the circuit contains a pair of com- plex, possibly underdamped poles which, of course, can cause peaking or even oscillation. This effect occurs so commonly in the development of wide-band pole-split amplifiers that it has been (not fondly) dubbed "the second stage bump. " Ther& are numerous ways to eliminate the "bump," but no single cure has been found which is effective in all situations.
A direct hand analysis of Fig. 23 is possible, but the results are difficult. to interpret.
Computer analysis seems the best. approach for this level of complexity, and numerous specific analyses have been made. The following is a list of circuit modifications that have been found effective in reducing the bump in the various studies: 1) reduce g,~~,z,~z, CW2,2) add capacitance or a series RC network from the stage input to ground-this reduces the high frequency local feedback due to C'P, 3) pad capacitance at the output for similar reasons, 4) increase operating current of the follower, 5) reduce C'u, 6) use a higher ft process.
D. Troubles in The Output Stage
of all the circuitry in the modern IC op amp, the class-AB output stage probably remains the most troublesome. None of the stages in use today behave as well as one might desire when stressed under worst case conditions. 'To illustrate, one of the most commonly used output sfiages is shown in Fig. 2(b) . The p-n-p's in this circuit are "substrate" p-n-p's having low current ft's of around 20 .MHz. Unfortunately, both @o and ft begin to fall off rapidly at quite low current densities, so as one begins to sink just a few milliamps in the circuit, phase margin troubles can develop. The worst effect occurs when the amplifier is operated with a large capacitive load (> 100 pF) while sinking high currents. As shown in Fig. 25 , the load capacitance on the output follower causes it to have negative input conductance, while the driver follower can have an inductive output impedance. These elements combine with the capacitance at the interstate to generate the equivalent of a one-port oscillator. In a carefully designed circuit, oscillation is suppressed, but peaking (the "output bump") can occur in most amplifiers under appropriate conditions. One new type of output circuit which does not use p-n-p's is shown in Fig, 26 [6]. This circuit employs compatible JFET's (or MOSFET'S, see similar circuit in [11 ] ) in a FET/bipolar quasi-complimentary output stage, which is insensitive to load capacitance. Unfortunately, this circuit is rather complex and employs extra process steps, so it does not appear to represent the cure for the very low cost op amps.
VII, THE GAIN CELL: LINEAR LARGE-SCALE INTEGRATION
As the true limitations of the basic op amp are more fully understood, this knowledge can be applied to the development of more "optimum" amplifiers. There are, of course, many ways in which one might choose to optimize the device. We might, for example, attempt to nlaximize speed (bandwidth, slew rate, settling time) without sacrificing dc characteristics. The compatible JFET/ bipolar amp of Fig. 15 represents such an effort. An alternate choice might be to design an amplifier having all of the performance features of the most widely used general purpose op amps (i.e., pA741, LMI07, etc.), but having minimum possible die area. Such a pursuit is parallel to the efforts of digital large-scale integration (LSI) designers in their development of minimum area -
Troubles in the conventional class-AB output stage of Fig. 2(b) . The low f, output p-n-p's interact with load capacitance to form the equivalent of a one-port oscillator. memory cells or gates. The object of such efforts, of course, is to develop lower cost devices which allow wide and highly economic usage.
In this section we briefly discuss certain aspects of the linear gain cell, a general purpose, internally compensated op amp having a die area which is significantly smaller than that of equivalent, present day, industry standard amplifiers.
A. Transconductance Reduction
The single largest area component in the internally compensated op amp is the compensation capacitor (about 30 pF, typically).
A major interest in reducing amplifier die area, therefore, centers about finding ways in which this capacitor can be reduced in size. With this in mind, we find it useful to examine (15), which relates compensation capacitor size to two other parameters, unity gain corner frequency mu, and first stage transconductance g~l. It is immediately apparent that for a fixed, predetermined unity gain corner (about 27 x 1 MHz in our case), there is only one change that can be made to reduce the size of CC: the transconductance of the jirst stage must be reduced. If we restrict our interest to simple bipolar input stages (for low cost), we recall the g,~l = qI1/kT. Only by reducing II can gM be reduced, and we earlier found in Section VI-A and Fig. 19(a) and (b) that II cannot be reduced much with. out causing phase. margin difficulties due to the mirror pole gnd the tail pole.
An alternate basic approach to g,n reduction is illustrated in Fig. 27 [12] . Here, a multiple collector p-n-p structure, which is easily fabricated in IC form, is used to split the collector current into two components, one component (the larger) of which is simply tied to ground,~hereby "throwing away" a major portion of the transistor output current. The result is that the g,n of the transistor is reduced by the ratio of 1/(1 + n) (see Fig. 27 ), and the compensation capacitance can be reduced directly by the same factor. It might appear that the mirror pole would still cause difficulties since the current mirror becomes current starved in Fig. 27 , but the effect is not as severe as might be expegted. The reasop is that the inverting signal can now pass through the high current wide-band path, across the differential amp emitters and into the second stage, so at least half the signal current does not become bandlimited. This partial bandlirniting can be further reduced by using one of the circuits in Fig. 28(a) or (b) .4 In (a), the p-n-p collectors are cross coupled in such a way that the ac signal is cancelled in the mirror circuit, while dc remains completely balanced. Thus the mirror pole is virtually eliminated.
The circuit does have a drawback, however, in that the uncorrellated noise currents coming from the two p-n-p's add rather than subtract at the input to the mirror, thereby degrading noise performance. The circuit in Fig. 28 (b) does not have this defect, but re"quires care in matching p-n-p collector ratios to n-p-n emitter areas. Otherwise offset and drift will degrade as one attempts to reduce g~by large factors.
B. A Gain Cell Example
As one tries to make large reductions in die area for the gain cell, many factors must be considered in addition to novel circuit approaches.
Of great importance ,are. special layout/circuit techniques which combine a maximum number of components into minimum area. In a good layout, for example, all resistors are combined into islands with transistors.
If this is not possible initially, circuit and device changes are made to allow it. The resulting device geometries within the islands are further modified in shape to allow maximum "packing" of the islands. That is, when the layout is complete, the islands should have shapes which fit together as in a picture puzzle, with no waste of space. Further area reductions can be had by modifying the isolation process to one having minimum spacing between the isolation diffusion and adj scent p-regions.
An example of a gain cell which employs both circuit and layout optimization is shown in Fig. 29 . This circuit uses the g~reduction technique of Fig. 28 (a) which results in a compensation capacitor size of only 5 pF rather than the normal 30 pF. The device achieves a full l-MHz bandwidth, a 0.67-V/@ slew rate, a gain greater than 100000, typical offset voltages less than 1 mV, and other characteristics normally associated with an LM107 or~A741. In quad form each amplifier requires an area of only 23 x 35 roils which is one-fourth the size of today's industry standard pA741 (typically 56 x 56 roils). This allows over 8000 possible gain cells to be fabricated on a single 3-inch wafer. Further, it appears quite feasible to fabricate larger arrays of gain cells, with six or eight on a single chip. Only packaging and applications questions need be resolved before pursuing such a step.
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